Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing this collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden to Department of Defense, Washington Headquarters Services, Directorate for Information During the past 3 years, we have exploited the memristor's enabling potentials for designing intelligent machines with "learning and adaptive" capabilities. We have conducted an in-depth study of the nonlinear dynamics of several ion-channels which underpins the biological basis of life itself, where voltage-gated ion channels, with their complex biochemical synaptic dynamics, are memristors. We have discovered that the Hodgkin-Huxley axon is made of memristors, in addition to conventional circuit elements. In particular, we have proved that the potassium voltage-gated ion channel is a first-order voltage -controlled memristor, and that the sodium voltage-gated ion channel is a second-order voltage-controlled memristor. We have derived the DC V-I curves of the potassium and sodium ion channels, as well as that of the Hodgkin-Huxley Axon. The most significant result of our 3-year research is our derivation of the "memristor-based" Hodgkin-Huxley Axon circuit model, which along with our "principle of local activity" and its gem, the "edge of chaos", allow us to resolve 3 fundamental unsolved problems from Neurobiology, including the precise nonlinear dynamical mechanism which gives rise to the "action potential".
INTRODUCTION
During the grant period June 15, 2010-June 14, 2013, we have focused our research on the following fundamental aspects of biological Memristors.
Memristor synaptic memories 2. Memristor chaotic dynamics 3. Memristor autoassociative memories 4. Memristor cellular Automata
An in-depth understanding of the above areas is essential for endowing artificial intelligence to memristor brain-like computers, we have made major advances in each of these 4 inter-related areas. Particularly, we have focused our research on deriving the memristive-based HodgkinHuxley axon model, along with its small-signal circuit model, where all circuit elements are defined by explicit formulas, therefore allowing, for the first time, a comprehensive circuit analysis of the small-signal dynamics of the Hodgkin Huxley axon, by examining the zeros and the frequency response of the associated admittance function, about each applied external DC current. We were also able, for the first time, to derive the exact Real Part Re[Y(iω)] and the Imaginary part Im[Y(iω)], in analytic form. These in depth analysis allows us to carry out an in depth nonlinear analysis of the bifurcation phenomena in the Hodgkin-Huxley axon. A rather surprising major result from this research is that the Hodgkin-Huxley axon is poised near the "edge of chaos", an exciting and important area.
We have also simultaneously carried out research on inventing efficient circuits for tuning the memristor synaptic weights essential for learning and adaptation. To understand the highly complex nonlinear dynamics and bifurcation phenomena in memristive circuits, we have discovered an important class of memristive circuits which can be described by a Hamiltonian equation. This is a fundamental discovery at the foundation of memristive neural circuits. Some chaotic memristive electronic circuits were already proposed but they were fourdimensional. It is only recently that a three-dimensional system was proposed to describe a memristive circuit. This is the simplest three-element electronic circuit producing chaotic behaviors since it is only made of two linear passive energy-storage elements, and an active memristive device. The system here studied has five linear terms and two nonlinear terms. The fact that this simple memristive circuit is not a minimal system is an advantage since very often, minimal systems have very tiny parameter domains associated with chaotic regimes and a small attraction basin. As a consequence, the simple memristive circuit has a quite large attraction basin and a quite large domain of its parameter space over which the system is chaotic.
In this paper, we present a topological analysis of chaotic attractors of this memristive circuit.
Bernoulli   -shift rules, which constitute the largest among the six groups in which we classified the 256 local rules. For all these 15 rules, we present the basin-tree diagrams obtained by using each bit string with L ≤ 8 as initial state, a summary of the characteristics of their ω-limit orbits, and the space-time patterns generated from the superstring. Also, in the last section we summarize the main results we obtained by means of our "nonlinear dynamics perspective". 
[ PATENT ] METHOD OF IMPLEMENTING MEMRISTOR-BASED MULTILEVEL MEMORY USING REFERENCE RESISTOR ARRAY

Abstract
The present invention relates to a memristor, and more particularly, to a method of implementing a memristor-based multilevel memory using a reference resistor array and a write-in circuit and a read-out/restoration circuit for the memristor-based multilevel memory, in which a memristor can be used as a multilevel memory. In the present invention, a reference resistance value is written in a selected memristor of a memristor array by applying repeatedly current pulses of which widths are proportional to the difference between the resistances of the selected memristor and the selected node of the reference resistor array.
MEMRISTOR HAMILTONIAN CIRCUITS
M. Itoh and L. O. Chua yet unknown nonlinear dynamical mechanisms which give birth to the action potentials remain hidden within the memristors, and the race is on for uncovering the ultimate truth. 
NEURONS ARE POISED NEAR THE EDGE OF CHAOS
MEMRISTOR BRIDGE SYNAPSES
H. Kim, M. P.Sah, C. Yang, T. Roska and L.O. Chua
Abstract
In this paper, we propose a memristor bridge circuit consisting of four identical memristors that is able to perform zero, negative, and positive synaptic weightings. Together with three additional transistors, the memristor bridge weighting circuit is able to perform synaptic operation for neural cells. It is compact as both weighting and weight programming are performed in a memristor bridge synapse. It is power efficient, since the operation is based on pulsed input signals. Its input terminals are utilized commonly for applying both weight programming and weight processing signals via time sharing. In this paper, features of the memristor bridge synapses are investigated using the TiO 2 memristor model via simulations.
THE FOURTH ELEMENT
L. Chua
Abstract
This tutorial clarifies the axiomatic definition of (v 
Analog hardware architecture of a memristor bridge synapse-based multi-layer neural network and its learning scheme is proposed. The use of memristor bridge synapse in the proposed architecture solves one of the major problems regarding non-volatile weight storage in analog neural network implementations. To compensate for the spatial non-uniformity and non-ideal response of the memristor bridge synapse, a software-assisted hardware modified chip-in-theloop learning scheme suitable for the proposed neural network architecture is also proposed. In the proposed method, the initial learning is conducted in software and the behavior of the software-trained network is learned by the hardware network by learning each of the single layered neurons of the network independently. The forward calculation of the single-layered neuron learning is implemented on circuit hardware, and followed by a weight updating phase assisted by a host computer. Unlike conventional chip-in-the-loop learning, the need for the readout of synaptic weights for calculating weight updates in each epoch is eliminated by virtue of the memristor bridge synapse and the proposed learning scheme. The hardware architecture along with the successful implementation of software-assisted hardware proposed learning on a 3-bit parity network, and on a car detection network are also presented.
MEMRISTOR EMULATOR FOR MEMRISTOR CIRCUIT APPLICATIONS
H. Kim, M. P. Sah, C. Yang, S. Cho and L. O. Chua,
Abstract
A memristor emulator which imitates the behavior of a TiO 2 memristor is presented. Our emulator is built from off-the-shelf solid state components. To develop real world memristor circuit applications, the emulator can be used for breadboard experiments in real time. Two or more memristor emulators can be connected in serial, in parallel, or in hybrid (serial and parallel combined) with identical or opposite polarities. With a simple change of connection, each memristor emulator can be switched between a decremental configuration or an incremental configuration. The hardware and spice simulation of the proposed emulator showed promising results that provides an alternative solution of hp TiO 2 memristor model in real circuit.
